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Abstract 
In this paper, a CMOS implementation of a low voltage 
micropower logarithmic biquad based on Floating Gate 
MOS transistors (FGMOS) is presented. The translinear 
principle applied to the floating gate MOS transistor leads to 
an easy implementation of the state-space equations without 
using the source terminal in the loop. The voltage supply 
can be reduced and also there is no need of separate wells. 
The technique is proven in this lowhand pass filter working 
at 1 V with a maximum power consumption of 2pW. The 
filter parameters can be adjusted in more than two decades, 
being the upper frequency around 150kHz. 
1. Introduction 
The actual trend towards low voltage and low power (LV/ 
L P )  VLSZ design motivated by the increasing market 
demand on applications where the battery life is a limiting 
factor, has directed the analog designers’ efforts to look for 
new design strategies that allow the analog cells to coexist 
on the same substrate along with massive digital system 
sharing the same voltage supply [ 11. 
Filters are important building blocks appearing on the 
demanded products. Specifically, continuous-time filters 
processing large signals are very challenging, as they 
increase the dynamic range in a context where this can be 
seriously degraded. Log-domain filters arose in this 
framework as an alternative for implementing continuous- 
time filters in the current domain [2],[3]. Log-domain filters 
are circuits whose intemal state is a logarithmic function of 
the input and output [4]. The transfer function is Externally 
Linear but Internally Nonlinear (ELIN) [5]. Using this 
approach, the capacitor voltage swings will be smaller than 
the input signal swings, and the supply voltage will be less 
restrictive. This subclass of circuits exploits the exponential 
characteristic of devices, which could be either BJT in the 
active region or MOS working in the weak inversion region. 
The first ones are more suitable for high frequency 
applications, whereas the CMOS log filters are valid in 
systems which do not require large time constants and 
therefore can handle low current levels [6]. Most circuit 
implementations of log-domain filters published so far do 
not preserve the advantages of the principle in terms of low- 
voltage and low-power operation, as they require separated 
wells for some of the transistors to preserve the linearity. 
Also, these wells can cause instability problems, as the 
leakage current is the key to the circuit’s multiple operating 
points [7]. 
This paper presents a log-domain second order bandlow 
pass filter. The filter does not require separated wells for the 
FGMOStransistors working in the weak inversion region. It 
has been designed using the modified TransLinear (TL)  
principle for these devices which does not make use of the 
source terminal in the Kirchoff s law for the translinear loop 
[8]. The feasibility of the technique is confirmed with the 
design working at 1 V, and less than 2kW, presenting it as a 
promising alternative in the context of LV/LP analog design. 
2. The Filter 
A:  The Floating Gate MOS transistor. 
The key of the circuit described along this paper is the use 
of the Floating Gate MOS (FGMOS) transistor. A FGMOS 
transistor is a MOS transistor with isolated gate capacitively 
coupled to the inputs in a way that it is possible to achieve a 
weighted sum of these inputs at the floating gate node 
(Fig. 1). The current law for this device working in the weak 
inversion saturation region is given by, 
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where V, is the source voltage, Vi is the voltage of the input 
i and all the parameters have their standard meanings. The 
weights are defined as: wi=Ci /CT, being CT the total 
capacitance seen from the floating gate and Ci the 
capacitance from the floating gate to the input transistor 
terminals. 
The general advantages of using Floating Gate MOS can be 
found along 191. In the context of this work, the most 
important ones are the following. First, this transistor makes 
easy the programmability, thanks to be a multiple inputs 
device. Second, the TL principle becomes in simple TL loop 
avoiding the source terminal. As a consequence, a reduction 
of the minimum voltage drop is obtained, enabling both 
lower  voltage supply operation and lower power  
consumption. The risk of instabilities generated by leakage 
currents are minimized, as no independent wells are 
necessary. Third, voltage addition can be performed in a 
single device. This implies strategies for sensing common 
mode signals can be simplified. 
(a) @) (c )  
Fig.1: Floating Gate MOS: (a) Capacitors model. (b) 
Equivalent circuit. (c) Schematic. 
B: Log-domain integration with FGMOS 
Any linear filter can be described for a set of first-order 
differential equations of the type, 
li- = a x + q x i  (2) 
where x represents the differential state variable, and xi the 
input. The parameters CL and q are related with the filter 
specifications. Looking to the general formulations of 
logarithmic filters [4], both, the state variable, x, and the 
input x i ,  are mapped into two new ones, y and U. The 
updating relationship is exponential, 
x = key , x .  I 1  = k.eu  (3) 
handling the linear expression into a nonlinear equation for 
y and U, 
3 = a+ K e ( U - Y )  (4) 
with K=qk,/k. Mapping Eq.(4) to physical magnitudes, the 
left hand side, y ,  has been chosen as a current flowing 
through a linear capacitor, soy is proportional to the voltage 
difference between the terminals of the same capacitor. On 
the other hand, the new variables y and U can be considered 
as input voltages in devices whose behaviour is determined 
by an exponential or logarith,mic law. A FGMOS transistor 
working in the weak inversion saturation region maps this 
performance. Both situations are represented in Fig. 2:. 
WBiVBi w i  vi -- 
" T  enuT Lieu 
Fig.2: Circuits for log-mapping of space variables: (a) xi. 
(b) x .  
Retuming to Eq.(4), the right hand side is the sum of two 
terms. The first one is a constant current whereas the second 
could be expressed as a function of the currents previously 
defined in Fig. 2. This is, 
( w B V B - W B V B )  
( 5 )  e ( u - Y )  = 2. n U, 
I X  
whenever the input and output transistors are equally sized. 
To implement Eq.(5), a circuit which output is a current 
proportional to the ratio between Ii and I, is required. 'This is 
done by applying the TL principle with FGMOS described 
in [8]. The referenced circuit is drawn in Fig. 3. It is working 
as a sink current for the integrating capacitor. Adding the 
current, IB, the integrator .is comprised. Notice that Mx 
transistor works as the expander, delivering the linear output 
signal when required. 
L 
T I 
Fig.3: FGMOS log-domain integrator. 
The integrator's equation (2) can be rewritten identifying 
the terms with the real magnitudes. 
Eq. (6) is equivalent to a linear equation from the extemal 
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variables point of view, 
where weight w is related with input V, at M, transistor. The 
equations have been formulated under the assumption all the 
weights wi have the same value. A differential version for 
this equation, that will be used later on, is represented in the 
circuit of Fig.4 (a). 
C: The second orderfilter 
The implemented second order prototype is ruled by the 
following state-space equations: 
where woi (z=1,2,3,4) are the filter parameters associated to 
the external linear equations. These differential expressions 
can be easily got by substrating two single ones with the 
form given in eq.(2). Applying the same transformations 
explained in section B to both of them, gives, 
In the practical realization, the FGMOS transistors have four 
inputs: two for signal processing, as it is shown in Fig. 3, one 
for common-mode control, and one for weak inversion 
saturation region transistor biasing andor filter tuning. The 
coefficients in our filter will be given by: 
where the terms vcmj(b) come from a third input to the 
floating gate MOS transistor connected to the output of the 
common mode feedback circuit, V,, is a constant and Vtuni, 
are the tuning voltages, which go to a fourth input, not 
shown in Fig. 4. 
D: The Common Mode Control 
In view of the fully differential structure, a feedback (or 
feedforward) mechanism to control the common mode 
levels is needed. Also, the voltage common mode circuit 
will benefit the correct biasing for transistors working in the 
weak inversion region, and move the losses of  the 
integrators derived from the output resistances in parallel 
with the integrating capacitances to very low frequencies. 
The block is proposed in Fig.4 (b). It is a differential 
amplifier with a FGMOS input pair, one of the transistors 
senses the common mode signal, and the other one fixes the 
reference voltage. Each output, vCmj/v, , jb (j makes 
reference to the couple of nodes being sensed) is connected 
to one input of every transistor supplying current to the 
integrating capacitor. 
T T T  T 
(a> (b) 
Fig.4: (a) Fully differential realization of eq.(6). (b) 
Common Mode Feedback Circuit. 
E: The expander and the input stage 
Once the integration is performed, the original state 
variables have to be restored. The block accomplishing this 
task appears in Fig.5 (a). It can be noted that the extra inputs 
are connected to a constant voltage which can also be used 
to adjust the signal levels. Also, although the block is 
operating in the current mode, it would be interesting to 
have a linear currentholtage conversion for testing 
purposes. The FGMOS input stage in Fig. 5 (b) will be used 
with this aim. Despite the transistors are working in the 
weak inversion region, the compression executed at the 
input transistors scales the input signals by the capacitances 
relationship enabling to manage larger input signals. 
T T T T T T  
~ 
Fig.5: (a) The expander. (b) The input stage. 
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3. Results 
According to what has been displayed in this paper, a second 
order filter has been designed. The filters parameters are 
given by, 
The.prototype which has been fabricated in a 0.35pm CMOS 
technology works at less than I V of voltage supply with a 
power consumption of 2pW. Figure 6 shows the layout, 
while Fig. 7 illustrates the programming range for the 
quality factor, cutoff frequency and gain in the bandpass 
transfer function. The THD is shorter than I %  for 200mV 
peak-to-peak input signal. The filter performance is 
summarized in Table 1. The power per pole and cut-off 
frequency for this example is below 7pJ. The completed test 
results will be shown at the conference. 
Fig.6: Layout of the second order prototype. 
<w 
.rr.=.~,”) 
Fig.7: Programming the bandpass filter. 
Table 1: Summary of the 2O-order filter parameters. 
Technology param. vTHn=o.5v vTHp=-o.civ 
Voltage Supply 
Power 2w 
I Input Capacitances I 5 W  
THD@ fin = 0.9% I 200m Vp~0=140kHz) 
I DR(THD<I%) I >55dB 
Programming Range I >40dB, [IkHz,l5OkH.z] I (I~=30nA) 
I 0.046mm2 Area I 
4. Conclusions 
A new low voltage / low power logarithmic intelgrator 
circuit based on FGMOS techniques has been pre5ented. 
The circuit proposed exploits the translinear principle 
applied to floating gate MOS transistors, enabling both 
power supply voltage and power consumption reduction. 
The results obtained for a second order filter evidence that 
the filter works with less than I V power supply voltage, 
spending less than a lp Wper pole. Again the use ofFGMOS 
transistors appears as a promising technique for low power 
and low voltage applications. 
[21 
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